CD74HC03E

4-ch, 2-input, 2-V to 6-V 5.2 mA drive strength NAND gate with open-drain outputs

1 : $0.2520

First-time registration with orders over $2,000 receives a $100 coupon. Register Now !

Dasenic Part Number

399BA6-DS

Manufacturer

Texas Instruments

Manufacturer Part #

CD74HC03E

Customer Reference

Datasheet

Download

Sample

Technical Support
Issue An Invoice
365 Days Warranty
Fast Refund

38925 In Stock

MOQ

1PCS

Delivery Time

Ship Within 48 Hours

Packaging

14-DIP (0.300", 7.62mm)

Quantity

Unit Price

$ 0.252

Total

$ 0.25

* Tax not included , All prices are in USD

Pricing (USD)

Prices are for reference only and aren't final sales prices.

Manufacturer	Texas Instruments
Integrated Circuits (ICs)	Logic Gates and Inverters
Product Status	Obsolete
Operating Temperature	-55°C ~ 125°C
Features	Open Drain
Mounting Type	Through Hole
Package / Case	14-DIP (0.300", 7.62mm)
Supplier Device Package	14-PDIP
Number of Circuits	4
Voltage - Supply	2V ~ 6V
Number of Inputs	2
Current - Quiescent ( Max)	2 µA
Logic Type	NAND Gate
Current - Output High, Low	-, 5.2mA
Max Propagation Delay @ V, Max C L	17ns @ 6V, 50pF
Logic Level - Low	0.5V ~ 1.8V
Logic Level - High	1.5V ~ 4.2V

Kindly contact our sales Rep to obtain the data you desire for CD74HC03E.
lauren@dasenic.com

Environmental & Export Classifications

EU RoHS Status	RoHS Compliant
REACH Status	Vendor is not defined
US ECCN	Provided as per user requirements
China RoHS Status	Orange Symbol: Safe for use during the environmental protection period

Description (v) Features

The ’HC03 and ’HCT03 logic gates utilize silicon gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The HCT logic family is functionally as well as pin compatible with the standard LS logic family. These open drain NAND gates can drive into resistive loads to output voltages as high as 10V. Minimum values of RL required versus load voltage are shown in Figure 2.