74HC73D,652

IC FF JK TYPE DUAL 1BIT 14SO
part number has RoHS
1 : $1.3760

First-time registration with orders over $2,000 receives a $100 coupon. Register Now !

Dasenic Part Number
E257D0-DS
Manufacturer
Manufacturer Part #
74HC73D,652

Customer Reference

Datasheet
Sample
  • Technical Support
  • Issue An Invoice
  • 365 Days Warranty
  • Fast Refund

2397 In Stock

MOQ
1PCS
Delivery Time
Ship Within 48 Hours
Packaging
14-SOIC (0.154", 3.90mm Width)
Quantity
Unit Price
$ 1.376
Total
$ 1.38

* Tax not included , All prices are in USD

Pricing (USD)

Prices are for reference only and aren't final sales prices.
ManufacturerNexperia
Integrated Circuits (ICs)Flip Flops
Product StatusObsolete
Operating Temperature-40°C ~ 125°C (TA)
Package / Case14-SOIC (0.154", 3.90mm Width)
TypeJK Type
Output TypeComplementary
FunctionsReset
Supplier Device Package14-SO
Number of Elements2
Voltage - Supply2V ~ 6V
Clock Frequency83 MHz
Number of Bits per Element1
Current - Output High, Low5.2mA, 5.2mA
Max Propagation Delay @ V, Max C L27ns @ 6V, 50pF
Current - Quiescent ( Iq)4 µA
Trigger TypeNegative Edge
Input Capacitance3.5 pF

Kindly contact our sales Rep to obtain the data you desire for 74HC73D,652.
lauren@dasenic.com

Environmental & Export Classifications
EU RoHS StatusRoHS Compliant
REACH StatusVendor is not defined
US ECCNProvided as per user requirements
China RoHS StatusOrange Symbol: Safe for use during the environmental protection period
Description (v) Features
The 74HC73D,652 is a high-speed CMOS integrated circuit (IC) component that belongs to the 74HC series of logic devices. It is a dual negative-edge triggered JK flip-flop with a preset and a clear function. Here is an overview of its key features: 1. Dual JK Flip-Flop: The 74HC73D,652 consists of two separate JK flip-flops integrated into a single IC. Each flip-flop has independent J, K, preset (PRE), clear (CLR), and clock (CLK) inputs, along with complementary Q and Q outputs. 2. Negative-Edge Triggered: This IC is specifically designed to trigger on the falling edge (negative-edge) of the clock signal (CLK). The flip-flops latch the J and K inputs' current states when this negative-edge occurs. 3. J and K Inputs: The J and K inputs are used to control the state of the flip-flops. Based on the combination of these inputs and the clock signal, the outputs Q and Q change accordingly. 4. Preset (PRE) and Clear (CLR) Inputs: The 74HC73D,652 also includes preset and clear inputs to set or reset the flip-flops to a specific state, regardless of the clock signal. The PRE input sets the outputs to logic HIGH, while the CLR input resets them to logic LOW

In Stock: 2397

MOQ
1PCS
Packaging
14-SOIC (0.154", 3.90mm Width)
Delivery Time
Ship Within 48 Hours
Shipping Origin
Shenzhen or Hong Kong Warehouse
Quantity
Unit Price
$ 1.376
Total
$ 1.38

* Tax not included , All prices are in USD

Pricing (USD)

Prices are for reference only and aren't final sales prices.
Delivery
dhlupsfedex
Payment
paypalstripewiretransferpaypal02paypal04