SN74LVC138ADBR

Name: SN74LVC138ADBR
Brand: Texas Instruments
SKU: 7679C3-DS
Price: 0.1208 USD
Availability: InStock

3-Line To 8-Line decoder/Demultiplexer

1 : $0.1208

First-time registration with orders over $2,000 receives a $100 coupon. Register Now !

Dasenic Part Number

7679C3-DS

Manufacturer

Texas Instruments

Manufacturer Part #

SN74LVC138ADBR

Customer Reference

Datasheet

Download

Sample

Technical Support
Issue An Invoice
365 Days Warranty
Fast Refund

14558 In Stock

MOQ

1PCS

Delivery Time

Ship Within 48 Hours

Packaging

SSOP-16

Quantity

Unit Price

$ 0.1208

Total

$ 0.12

* Tax not included , All prices are in USD

Pricing (USD)

Prices are for reference only and aren't final sales prices.

Manufacturer	Texas Instruments
Integrated Circuits (ICs)	Signal Switches, Multiplexers, Decoders
Product Status	Active
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	16-SSOP (0.209", 5.30mm Width)
Type	Decoder/Demultiplexer
Supplier Device Package	16-SSOP
Voltage - Supply	1.65V ~ 3.6V
Voltage Supply Source	Single Supply
Current - Output High, Low	24mA, 24mA
Circuit	1 x 3:8
Independent Circuits	1
Series	74LVC
Base Product Number	74LVC138
Packaging	Tape & Reel (TR)
Packaging	Cut Tape (CT)
Packaging	Dasenic-Reel®

Kindly contact our sales Rep to obtain the data you desire for SN74LVC138ADBR.
lauren@dasenic.com

Environmental & Export Classifications

EU RoHS Status	ROHS3 Compliant
MSL Rating	1 (Unlimited, 30°C/85%RH)
REACH Status	REACH Unaffected
US ECCN	EAR99
HTS US	8542.39.0001
China RoHS Status	Green Symbol: Green and environmentally friendly product

Description (v) Features

The SN74LVC138A devices are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders minimize the effects of system decoding. When employed with high-speed memories using a fast enable circuit, delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.