SN74F175D

Name: LTC2864CDD-1#PBF
Brand: Analog Devices, Inc.
SKU: 98A7DD-DS
Price: 3.996 USD
Availability: InStock

Quadruple D-Type Flip-Flops With Clear

1 : $0.5369

First-time registration with orders over $2,000 receives a $100 coupon. Register Now !

Dasenic Part Number

6F6926-DS

Manufacturer

Texas Instruments

Manufacturer Part #

SN74F175D

Customer Reference

Datasheet

Download

Sample

Technical Support
Issue An Invoice
365 Days Warranty
Fast Refund

23570 In Stock

MOQ

1PCS

Delivery Time

Ship Within 48 Hours

Packaging

16-SOIC (0.154", 3.90mm Width) Tube

Quantity

Unit Price

$ 0.5369

Total

$ 0.54

* Tax not included , All prices are in USD

Pricing (USD)

Prices are for reference only and aren't final sales prices.

Manufacturer	Texas Instruments
Integrated Circuits (ICs)	Flip Flops
Product Status	Active
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	16-SOIC (0.154", 3.90mm Width)
Type	D-Type
Output Type	Complementary
Functions	Master Reset
Supplier Device Package	16-SOIC
Number of Elements	1
Voltage - Supply	4.5V ~ 5.5V
Clock Frequency	140 MHz
Number of Bits per Element	4
Current - Output High, Low	1mA, 20mA
Max Propagation Delay @ V, Max C L	8.5ns @ 5V, 50pF
Current - Quiescent ( Iq)	34 mA
Trigger Type	Positive Edge
Series	74F
Base Product Number	74F175
Packaging	Tube

Kindly contact our sales Rep to obtain the data you desire for SN74F175D.
lauren@dasenic.com

Environmental & Export Classifications

EU RoHS Status	ROHS3 Compliant
MSL Rating	1 (Unlimited, 30°C/85%RH)
REACH Status	REACH Unaffected
US ECCN	EAR99
HTS US	8542.39.0001
China RoHS Status	Green Symbol: Green and environmentally friendly product

Description (v) Features

This positive-edge-triggered flip-flop utilizes TTL circuitry to implement D-type flip-flop logic with a direct clear (CLR)\ input. Information at the data (D) inputs meeting setup-time requirements is transferred to outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.