CD74HC4518E

High Speed CMOS Logic Dual BCD Up-Counter

1 : $1.3316

First-time registration with orders over $2,000 receives a $100 coupon. Register Now !

Dasenic Part Number

A620F7-DS

Manufacturer

Texas Instruments

Manufacturer Part #

CD74HC4518E

Customer Reference

Datasheet

Download

Sample

Technical Support
Issue An Invoice
365 Days Warranty
Fast Refund

11595 In Stock

MOQ

1PCS

Delivery Time

Ship Within 48 Hours

Packaging

PDIP-16

Quantity

Unit Price

$ 1.3316

Total

$ 1.33

* Tax not included , All prices are in USD

Pricing (USD)

Prices are for reference only and aren't final sales prices.

Manufacturer	Texas Instruments
Integrated Circuits (ICs)	Counters & Dividers
Product Status	Active
Operating Temperature	-55°C ~ 125°C
Mounting Type	Through Hole
Package / Case	16-DIP (0.300", 7.62mm)
Direction	Up
Supplier Device Package	16-PDIP
Number of Elements	2
Voltage - Supply	2 V ~ 6 V
Logic Type	Counter, Decade
Number of Bits per Element	4
Reset	Asynchronous
Timing	Synchronous
Count Rate	35 MHz
Trigger Type	Positive, Negative
Series	74HC
Base Product Number	74HC4518
Packaging	Tube

Kindly contact our sales Rep to obtain the data you desire for CD74HC4518E.
lauren@dasenic.com

Environmental & Export Classifications

EU RoHS Status	ROHS3 Compliant
MSL Rating	Vendor omitted MSL Rating information
REACH Status	REACH Unaffected
US ECCN	EAR99
HTS US	8542.39.0001
China RoHS Status	Green Symbol: Green and environmentally friendly product

Description (v) Features

The CD74HC4518 is a dual BCD up-counter. The ’HC4520 and CD74HCT4520 are dual binary up-counters. Each device consists of two independent internally synchronous 4-stage counters. The counter stages are D-type flip-flops having interchangeable CLOCK and ENABLE lines for incrementing on either the positive-going or the negative-going transition of CLOCK. The counters are cleared by high levels on the MASTER RESET lines. The counter can be cascaded in the ripple mode by connecting Q3 to the ENABLE input of the subsequent counter while the CLOCK input of the latter is held low.