The MCH provides a thermal management method that selectively reduces read and write accesses to DRAM when the access rate crosses the predetermined thermal threshold. Read and write management operate independently; each has its own 64-bit register to control operation. Memory reads typically cause power dissipation in the DRAM chips, while memory writes typically cause power dissipation in the MCH.