SN74HC138DR

Name: SN74HC138DR
Brand: Texas Instruments
SKU: 9E4291-DS
Price: 0.378 USD
Availability: InStock

3-Line to 8-Line Decoders/Demultiplexers

1 : $0.3780

First-time registration with orders over $2,000 receives a $100 coupon. Register Now !

Dasenic Part Number

9E4291-DS

Manufacturer

Texas Instruments

Manufacturer Part #

SN74HC138DR

Customer Reference

Datasheet

Download

Sample

Technical Support
Issue An Invoice
365 Days Warranty
Fast Refund

9000 In Stock

MOQ

1PCS

Delivery Time

Ship Within 48 Hours

Packaging

SOP-16

Quantity

Unit Price

$ 0.378

Total

$ 0.38

* Tax not included , All prices are in USD

Pricing (USD)

Prices are for reference only and aren't final sales prices.

Manufacturer	Texas Instruments
Integrated Circuits (ICs)	Signal Switches, Multiplexers, Decoders
Product Status	Active
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	16-SOIC (0.154", 3.90mm Width)
Type	Decoder/Demultiplexer
Supplier Device Package	16-SOIC
Voltage - Supply	2V ~ 6V
Voltage Supply Source	Single Supply
Current - Output High, Low	5.2mA, 5.2mA
Circuit	1 x 3:8
Independent Circuits	1
Series	74HC
Base Product Number	74HC138
Packaging	Tape & Reel (TR)
Packaging	Cut Tape (CT)
Packaging	Dasenic-Reel®

Kindly contact our sales Rep to obtain the data you desire for SN74HC138DR.
lauren@dasenic.com

Environmental & Export Classifications

EU RoHS Status	ROHS3 Compliant
MSL Rating	1 (Unlimited, 30°C/85%RH)
REACH Status	REACH Unaffected
US ECCN	EAR99
HTS US	8542.39.0001
China RoHS Status	Green Symbol: Green and environmentally friendly product

Description (v) Features

The SNx4HC138 devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories using a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.